We explore how the big-three computing paradigms-symmetric multi-processor (SMP), graphical processing units (GPUs), and cluster computing-can together be brought to bear on large-data Gaussian processes (GP) regression problems via a careful implementation of a newly developed local approximation scheme. Our methodological contribution focuses primarily on GPU computation, as this requires the most care and also provides the largest performance boost. However, in our empirical work we study the relative merits of all three paradigms to determine how best to combine them. The paper concludes with two case studies. One is a real data fluid-dynamics computer experiment which benefits from the local nature of our approximation; the second is a synthetic example designed to find the largest data set for which (accurate) GP emulation can be performed on a commensurate predictive set in under an hour.
Introduction
Gaussian processes (see, e.g., Rasmussen and Williams, 2006) form the canonical regression model for data arising from computer experiments (Santner et al., 2003) . Their nonparametric flexibility, interpolative capability, and conditionally analytic predictive distributions with high accuracy and appropriate coverage make them ideally suited to applications where accuracy, and full uncertainty quantification/propagation, are equally important. Some examples include design (Santner et al., 2003) , sequential design (Seo et al., 2000) , optimization (Jones et al., 1998) , contour finding (Ranjan et al., 2011) , and calibration (Kennedy and O'Hagan, 2001; Bayarri et al., 2007) , to name just a few.
The main disadvantage to Gaussian process (GP) regression models is computational. Inference and prediction require decomposing an N ×N matrix, for N observations, and that usually requires an O(N 3 ) operation. With modern desktop computers, that limits GPs to N in the low thousands for point inference (e.g., via maximum likelihood estimation [MLE] or cross validation [CV] ), and to the hundreds for sampling methods (Bayesian Monte Carlo or bootstrap). Point inference can be pushed to N in the tens of thousands when modern supercomputer computing facilities are paired with new distributed linear algebra libraries, as illustrated by Paciorek et al. (2013) .
As data sets become ever larger, research into approximate GP modeling has become ever more frenzied. Early examples include the works of Vecchia (1988) ; Nychka et al. (2002) ; Stein et al. (2004) ; Quiñonero-Candela and Rasmussen (2005) ; Furrer et al. (2006) ; Cressie and Johannesson (2008) . More recent examples include those of Haaland and Qian (2011) ; Sang and Huang (2012) ; Kaufman et al. (2012) ; Eidsvik et al. (2013) . Sparsity is a recurring theme. The approximations involve either explicitly working with a subset of the data, or imposing a covariance structure which produces sparse matrices that can be quickly decomposed. Another way to get fast inference is to impose structure on the design, e.g., forcing a lattice design. This can lead to substantial shortcuts in the calculations (e.g., Gilboa et al., 2012; Plumlee, 2013) , but somewhat limits applicability.
In this work we consider the particular approximation suggested by Gramacy and Apley (2014) . That approximation drew inspiration from several of the works referenced above, but primarily involves modernizing an old idea of local kriging neighborhoods (Cressie, 1991, pp. 131-134) by borrowing from active learning heuristics for sequential design (Seo et al., 2000) . The idea is to build a GP predictor for a particular location, x, by greedily building a sub-design X n (x) ⊆ X, where n N , according to an appropriate criteria. Then, prediction over a vast grid can be parallelized by processing each element, x, of the grid independently of the others. Such independence can also yield a thrifty nonstationary modeling feature.
Our primary contribution centers around recognizing that the criteria, which must be repeatedly evaluated over (nearly) the entire design space X, can be implemented on a graphical processing unit (GPU). In essence, we are proposing to nest a parallel (GPU) computation within an already parallelized symmetric multiprocessor (SMP) environment. Both the GPU implementation (in CUDA), and its interface to the outer parallel scheme (via OpenMP), must be treated delicately to be efficient. We then round out the supercomputing trifecta by distributing computation on a cluster of multi-core, and multi-GPU, nodes.
GPUs offer great promise in scientific computing, in some cases leading to 100x speedups. We find more modest speedups in our examples (40-60x), echoing similar results obtained with GPU-accellerated large matrix operations (Franey et al., 2012; Eidsvik et al., 2013; Paciorek et al., 2013) . In contrast to these works, however, we do not make use of library routines. In fact, our approximations explicitly keep the required matrices small. Our repetitive local searches involve low-level operations which can be implemented on the GPU with a very small (and completely open source) kernel. The entire implementation, including CUDA, C, and R subroutines, is made available as an R package called laGP (Gramacy, 2013) .
The remainder of the paper is outlined as follows. Section 2 reviews GP computer modeling generally, and the Gramacy and Apley (2014) local approximate GP scheme specifically, with focus on the particular subroutine that is re-implemented in this paper. Section 3 details our CUDA implementation of that subroutine, and in Section 4 we study the speedups obtained in isolation (i.e., compared to a CPU version of the same subroutine), and within the wider context (incorporating the calling environment on a multi-core, multi-GPU compute node) on a toy problem. In Section 5 we augment with an off-the-shelf, simple network of workstations (SNOW), cluster computing facility in order to emulate a large real-data computer experiment from the literature. We then separately consider a synthetic datagenerating mechanism to find the largest problem we can solve with an hour of (multi-node cluster) computing time. The paper concludes with a brief discussion in Section 6.
Computer model emulation
Computer simulation of a system under varying conditions represents a comparatively inexpensive alternative to actual physical experimentation and/or monitoring. Examples include aeronautics (designing a new aircraft wing) and climate science (collecting atmospheric ozone data). In some cases it is the only (ethical) alternative, e.g., in epidemiology. Still, computer models can be complex and computationally demanding, and therefore only a limited (if still vast) number of runs D N = (x 1 , y 1 ), . . . , (x N , y N ) for input conditions x i , producing outputs y i , can be obtained. Computer model emulation, therefore, remains an integral component of many applications involving data arising from computer simulation. Given the data D N , an emulator provides a distribution over possible responses Y (x)|D N for new inputs x. A key requirement is that the emulator be able to provide that distribution at much lower computational expense than running new simulations.
Gaussian process regression
The GP regression model is canonical for emulation, primarily for the following two reasons.
1. The predictive equations p(y(x)|D N , K θ ) have a closed form given a small number of "tuning" parameters, θ, describing the correlation structure K θ (·, ·), which is discussed separately below. They are Student-t with degrees of freedom N ,
where k (x) is the N -vector whose i th component is
Observe that the mean is a linear predictor, which depends on the responses Y , and that the variance is independent of Y given K θ (·, ·). The result is a "football-shaped" predictive interval which is wide away from data locations x i , and narrows at the x i -a visually appealing feature for an emulator.
2. Maximum likelihood inference for θ is straightforward given analytic forms of the (marginalized) likelihood equations
whose derivatives, for Newton-like optimization, are also available analytically.
Together, analytic prediction and straightforward optimization for inference, make for a relatively easy implementation of a non-parametric regression. The choice of correlation structure, K θ (·, ·), can have a substantial impact on the nature of inference and prediction, restricting the smoothness of the functions and controlling a myriad of other aspects. However there are several simple default choices that are popular in the literature. In this paper we use an isotropic Gaussian correlation K θ,η (x, x ) = exp{−||x − x || 2 /θ}, where θ is called the lengthscale parameter. We make this choice purely for simplicity of the exposition, and because it is historically the most common choice for computer experiments. The general methodology we present is independent of this choice.
Unfortunately, the above equations reveal a computational expense that depends on the size of the correlation matrix, K. Inverse and determinant calculations are O(N 3 ) which, even for modest N , can mean that (in spite of the above attractive features) GPs may not satisfy the key requirement of being fast relative to the computer simulation being emulated. Advances in hardware design, e.g., multi-core machines and GPUs, may offer some salvation. Recently several authors (Franey et al., 2012; Eidsvik et al., 2013; Paciorek et al., 2013) have described custom GP prediction and inference schemes which show a potential to handle much larger problems than ever before.
Local approximate Gaussian process modeling
It makes sense to develop emulators which can exploit these new resources, especially as they move into the mainstream. For obvious reasons, emulation in better than O(N 3 ) time is also desirable, and for that imposing sparsity is a popular tactic. Gramacy and Apley (2014) proposed a local scheme leveraging sparsity towards providing fast and accurate prediction, ideal for computer model emulation on modern multi-core desktops.
The idea is to focus, specifically, on the prediction problem at a particular location, x. Gramacy and Apley recognized, as many others have before, that data with inputs far from x have vanishingly small influence on the resulting GP predictor (assuming typical distancebased correlation functions). Exploiting that, the scheme seeks to build a GP predictor from data D n (x) ≡ D n (X n (x)) obtained on a sub-design X n (x) of the full design X ≡ X N , where n N . One option is a so-called nearest neighbor (NN) sub-design, where D n is comprised of the inputs in X which are closest to x, measured relative to the chosen correlation function, but this is known to be sub-optimal (Vecchia, 1988) . It is better to take at least a few design points farther away in order to obtain good estimates of the parameter θ (Stein et al., 2004) . However, searching for the optimal designD n (x), according to almost any criteria, is a combinatorially huge undertaking. The interesting pragmatic research question that remains is: is it possible to do better than the NN scheme without much extra computational effort? Gramacy and Apley demonstrated that it is indeed possible, with the following greedy scheme. Suppose a local design X j (x), j < n, has been built-up already, and that a GP predictor has been inferred from data D j (x). Then, choose x j+1 by searching amongst the remaining unchosen design candidates X N \ X j (x) according to a criterion, discussed momentarily. Augment the data set D j+1 (x) = D j ∪ (x j+1 , y(x j+1 )) to include the chosen design point and its corresponding response, and update the GP predictor. Updating a GP predictor is possible in O(j 2 ) time (Gramacy and Polson, 2011) with judicious application of the partitioned inverse equations (Barnett, 1979) . So as long as each search for x j+1 is fast, and involves no new operations larger than O(j 2 ), then the final scheme, repeating for j = n 0 , . . . , n will require O(n 3 ) time, just like the NN scheme.
Gramacy and Apley considered two criteria in addition to NN, one being a special case of the other. The first is to minimize the empirical Bayes mean-square prediction error (1), except that the j +1 subscript has been added in order to indicate dependence on x j+1 and the future, unknown y j+1 . They then derive the approximation
The first term in (4) estimates predictive variance at x after x j+1 is added into the design,
Minimizing predictive variance at x is a sensible goal. The second term in (4) estimates the rate of change of the predictive mean at x, weighted by the expected future inverse information, G j+1 (θ j ), after x j+1 and the corresponding y j+1 are added into the design. Note that this weight does not depend on x, but in weighting the rate of change (derivative) of the predictive mean at x it is "commenting" on the value of x j+1 for estimating the parameter of the correlation function, θ. So this MSPE criteria balances reducing predictive variance with learning local wigglyness of the surface. It turns out that the contribution of the second term, beyond the new reduced variance, is small. Gramacy and Apley show that the full MSPE criteria leads to qualitatively similar local designs X n (x) as ones obtained using just V j (x|x j+1 ;θ j ), which provides indistinguishable out-of-sample predictive performance at a fraction of the computational cost (since no derivative calculations are necessary). This simplified criteria is equivalent to choosing x j+1 to maximize reduction in variance:
Those O(j 2 ) calculations are a simple consequence of deploying the partitioned inverse equations on the salient elements of Eq. (5), thereby bypassing more expensive O(j 3 ) ones.
Although known for some time in other contexts, Gramacy and Apley chose the acronym ALC to denote the use of that decomposition in local design in order to recognize its first use towards global design of computer experiments by a method called active learning Cohn (1996) . That scheme required numerically integrating (7) over the entire design space. Although the localized analog above is simpler because it does not involve an integral, both global and local versions require a computationally intensive search over a large set of candidates x j+1 ∈ X N \ X j (x). Speeding up this search is the primary focus of our contribution. Global emulation, that is predicting over a dense grid of x-values, can be done in serial by looping over the x's, or in parallel since each calculation of local X n (x)'s is independent of the others. This kind of embarrassingly parallel calculation is most easily implemented on symmetric multiprocessor (SMP) machines via OpenMP pragmas. As we demonstrate in Section 5, one can additionally divvy up predictions on multiple nodes of a cluster for very big calculations. Finally, Gramacy and Apley recommend a two-stage scheme wherein local θ n (x)'s are calculated after each local sequential design X n (x) is chosen, so that the second iteration's local designs use locally estimated parameters. This leads to a globally nonstationary model which provides highly accurate predictions under a tight computational budget. The full scheme is outlined algorithmically in Figure 1 . It is worth remarking that the scheme is completely deterministic, calculating the same local designs for prediction at x, given identical inputs (n, initial θ 0 and data D N ) in repeated executions. It also provides local uncertainty estimates-a hallmark of any approximation-via Eq. (2) with D n (x), which are organically inflated relative to their full data (D N ) counterparts. Empirically, those uncertainty estimates over cover, as they are perhaps overly conservative. Gramacy and Apley suggest adjustments that can be made to project towards narrower bounds which are closer to their full N counterparts.
GPU computing
Under NVIDIA's CUDA programming model, work is offloaded to a general purpose GPU device by calling a kernel function-specially written code that targets execution on many hundreds of GPU cores. CUDA has gained wide-spread adoption since its introduction in 2007 and many "drop-in" libraries for GPU-acceleration have been published, e.g., the CUBLAS 1. Choose a sensible starting global θ x = θ 0 for all x.
2. Calculate local designs X n (x, θ x ) based on ALC, independently for each x:
(a) Choose a NN design X n 0 (x) of size n 0 .
(b) For j = n 0 , . . . , n − 1, set
3. Also independently, calculate the MLEθ n (x)|D n (x, θ x ) thereby explicitly obtaining a globally nonstationary predictive surface. Set θ x =θ n (x).
4.
Repeat steps 2-3 as desired. library which contains a cublasDgemm function that is the GPU equivalent of the DGEMM matrix-matrix multiplication function from the C BLAS library. Such GPU-aware libraries allow for significant speedups at minimal coding investment, and most use of GPUs for acceleration in statistical applications has been accomplished by replacing calls to CPUbased library functions with the corresponding GPU kernel call from a GPU-aware library (Franey et al., 2012; Eidsvik et al., 2013; Paciorek et al., 2013) . This can be an effective approach to GPU-acceleration when the bottleneck in the program lies in manipulating very large matrices, e.g., of dimension ≥ 1000, as otherwise GPU-aware math libraries can actually be less efficient than CPU ones. In our application, the calculations in Figure 1 involve relatively small matrices by design and therefore do not benefit from this drop-in style approach to GPU-acceleration. Instead, we have developed a custom kernel that is optimized for our relatively small matrices and also carries out many processing steps in a single invocation. The nuances of our implementation require an understanding of the GPU architecture. In the CUDA computing model, threads are grouped into blocks of up to 1024 threads per block. 1 Up to 65535 thread blocks can be instantiated to create the kernel grid, a structure of thread blocks on which a GPU kernel function is invoked. 2 Groups of threads belonging to a given block are simultaneously executed in a warp. All warps derived from a given block are guaranteed to be resident on the same Streaming Multiprocessor (SM) on the GPU device. The number of threads per warp is fixed by the GPU architecture (our cards have 32 threads per warp) and the assignment of threads to warps is controlled by the GPU hardware. The number of blocks that can run simultaneously on a given SM is constrained by the amount of memory and the number of registers required by the threads within each block. The number of SMs and the total number of blocks is fixed by the GPU hardware architecture (our cards have 16 SMs, and each can host multiple blocks simultaneously). Assigning multiple blocks to a single SM allows threads from one block to utilize the SM, e.g., perform floating point operations, while threads from another block wait for memory transactions to complete.
Output predictions
Relative to other parallel architectures, GPUs allocate a relatively small amount of memory and registers to each thread. In descending order of access speed, the types of memory utilized for our kernels are registers, shared memory, and local/global memory. Registers and local memory are thread-specific and up to 32768 registers are available to the threads belonging to a given block. Shared-memory (up to 48KB per block) is accessible by all threads belonging to the same block and provides a high-speed location for threads within the same block to communicate with one another and work collectively on data manipulation. Global memory (up to 5GB per GPU device) is accessible by all threads across all blocks, but is an order of magnitude slower than shared-memory and registers. Because all inter-block communication must use global memory, GPU-based applications tend to only achieve high performance on strongly data-parallel algorithms in which work can be cleanly divided across the thread blocks, thereby allowing them to operate independently. For detailed information about parallelism and memory in GPUs, please see Kirk and Wen-mei (2010) .
Due to the multiple levels of parallelism, and the different memory types and speeds, constructing kernels can be difficult and, sometimes, counterintuitive. In the remainder of this section, we isolate the calculations from Figure 1 that are best suited to the GPU architecture, describe how those can be implemented on a GPU, and discuss how best to utilize the resulting GPU subroutine in the wider context of global approximate emulation.
GPU ALC calculation
The most computationally intensive subroutine in the local approximate GP algorithm is
Step 2(b) in Figure 1 : looping over all remaining candidates and evaluating the reduction in variance (6) to find the next candidate to add into the design. Each reduction in variance calculation is O(j 2 ), and in a design with N points, there are N = N −j candidates. Usually N j, so the overall scheme for a single x is O(N n 3 ), a potentially huge undertaking called for j = n 0 , . . . , n for each predictive location x. As Gramacy and Apley (2014) point out, it may not be necessary to search over all N − j candidates-searching over a smaller set (say N = 100n) of NNs can consistently yield the same local design as searching over the full set. However, the resulting O(n 4 ) search can still represent a considerable computational undertaking, even for modest n, when the number of predictive locations is large.
The structure of the evaluations of (6), independent for each of the N candidates, is ideal for GPU computing. Each candidate's calculation can be assigned to a dedicated thread block so long as N < 65535, i.e. the number of thread blocks. Each of the sequence of O(j 2 ) operations required for each candidate's calculation (i.e., each block) can be further parallelized across j threads within the designated block so long as j ≤ n < 1024, potentially in parallel with many others. Some care is needed to ensure that (a) as many of these independent calculations as possible actually do occur in parallel; (b) threads execute the same instructions on nearby memory locations at the same time for high throughput; (c) there are as few synchronization points as possible; (d) memory transfers to and from the GPU device are minimized; and (e) memory accesses on the GPU are primarily to fast memory locations rather than to high-latency global memory.
Figures 2 and 3 describe our GPU implementation via the data/memory structure and the execution sequence, respectively. In both cases the description is for a particular block and thread within the block, indexed by b and t respectively. The b index selects a candidate x b from a row of the set of remaining candidatesX j (x) = X N \ X j (x). When the kernel executes, many blocks, i.e., a range of b-values, are run in parallel. The number which execute in parallel depends on the size of the problem, j and N , and other operating conditions, but we find that it is typically in the hundreds for the problems we've attempted. Within a block, the t index selects a column of a matrix, or an entry of a vector, in order to parallelize the within-block computation. Based on the value of t, threads can take different execution paths. However, execution is swiftest when ≈ 32 threads (the warp size) execute the same sequence of operations on adjacent memory locations. Therefore an effort has been made to avoid divergent execution paths whenever possible. Figure 2 describes the inputs/outputs (first two tables) and the working memory (last two) of the GPU kernel. The right-hand columns of the tables describe variables in terms of quantities in Eq. (6). Note that some are reused. It also indicates what type of memory the variable is stored in. Initially, all non-scalar inputs reside in slow global memory. Parts of global memory that are frequently accessed by the block, b, are copied into that block's shared memory. Shared memory locations which are repeatedly accessed by particular threads, t, within a block use temporary register storage. No local memory is required for our kernels. As a visual queue we use a t subscript to distinguish between a register quantity indexing a particular value of a shared memory array. For example, k t is used to calculate what will eventually reside in k[t], the t th indexed shared memory mapping pointed to by k. Eventually, k will store k j (x b ), a j−vector, and will later be reclaimed to store K −1 n k j (x b ). Several of the steps outlined in Figure 3 require more detailed explanation. Notice that Steps 2 & 6 assume an isotropic Gaussian correlation function. Simple modification would accommodate another family and/or a separable version via a vectorized θ parameter. In two places, a sequence of two synchronized steps (3 → 4 and 6 → 7) calculate the scalar value(s) of a quadratic form by first having each thread, asynchronously, fill a particular entry in a j-vector, and then sum its elements via a reduction. Reductions are a way to get multiple threads to work simultaneously towards calculating something that is more natural serially, like a sum. Our implementation, abstracted as "sum.reduce(t, v)" for thread t's contribution to calculating the sum of the vector v, uses the logarithmic version described on the SHARCNET (2012) pages, which makes use of j/2 threads. Since more than half of the threads are idle in this reduction, we implemented our own bespoke version (employing the idle threads) for the two simultaneous reductions required by Step 7, which led to a 10% speedup compared to two separate reductions. [See Appendix A.] The thread is indexed by t, and the block by b.
Scalar inputs stored in registers:
variable description j integer number of rows in the current local design X j (x) θ double precision lengthscale parameter θ η double precision nugget parameter η N the number of rows (N − j) in the candidate matrixX = X N \ X j (x) p integer number of columns in X j (x) andX Double-precision input (and output) arrays stored in global memory:
) between x and rows of X, an n-vector ∆ an N − j vector containing the output of Eq. (6) Double-precision working memory scalars stored in registers:
variable eventual contents via analog in Eq. (6) m −1 m −1 j , identical for all threads in block b k t (k j (x)) t , the t th element of k j (x) later re-used for the t th entry of
, identical for all threads t in block k later re-used for the t th entry of
Double-precision working memory arrays stored in shared memory:
variable eventual contents via analog in Eq. (6) x b a p-vector: the b th candidate/row ofX k k j (x), a j-vector; later re-used for element-wise product of k j (x b ) and K −1 j k j (x b ) g g j (x b ), a j-vector a j-vector with element-wise product of k j (x) and K −1 j k j (x b ); later re-used for product of k j (x) and G −1 Recall that t indexes the thread and b indexes the block.
Each enumerated set of instructions is implicitly followed by a thread synchronization.
1. % Copy the b th candidate (row ofX) into faster shared memory. Figure 3 : Psuedocode for the GPU kernel computing Eq. (6). Comments are indicated by lines beginning with "%"; those followed by "*" superscripts indicate that the following commands need only be executed on one thread, e.g., thread t = 0.
Step 3 is the most computationally intensive, since it involves accessing j items stored in global memory, the t th column of K −1 . There is one other j-loop (Step 6), but it accesses faster shared memory. Staging the t th column of K −1 j in shared memory does not lead to a faster implementation since multiple accesses of this data are not required within the block. By contrast, we copy a row ofX in to shared memory (Step 1) since it is reused (Step 5), thereby avoiding multiple transactions on global memory in this phase of the algorithm. We remark that it is very important to work column-wise with K −1 as opposed to row-wise to ensure coalescence in memory transactions. Working column-wise allows warps of threads to access adjacent memory locations storing K −1 . Working row-wise, i.e., accessing
gives the same answer (because the matrix is symmetric) but is about j-times slower.
Finally, we remark that the output, ∆, is not normalized. A final step, multiplying by ψ/(j − 2), is required to match the expression in Eq. (6). This can be done as a CPU post-processing step, although it is slightly faster on the GPU. In Figure 3: 9. % Normalize by the global variance estimate.
∆
Observe that this is not actually required to find the argmax in Step 2b of Figure 1 .
GPU-CPU full GP approximation
The GPU kernel described above implements Steps 2a and 2b in Figure 1 . Here we discuss how it can be best situated within the outer loop(s), ultimately being applied over all predictive locations x ∈ X . The simplest option is to serialize: simply calculate for each x in sequence, one after another. Within that loop, iterate over j = n 0 , . . . , n, performing the required CPU calculations amidst GPU kernel calls to calculate Eq. (6). We show in Section 4 that this leads to significant speedups compared to a serial CPU-only implementation. But it makes for an inefficient use of a multiplicity (i.e., 1-CPU and 1-GPU) of computing resources. The CPU is idle while the GPU is working, and vice versa. Both inefficiencies are addressed by deploying a threaded CPU version identical to the original one advocated by Gramacy and Apley (2014) , i.e., using OpenMP. The difference here is that speedups are attained even in the case of a single CPU core because while one CPU thread is waiting for a GPU kernel to finish other CPU threads can be performing CPU operations and/or queuing up the next GPU calculations. Having a small backlog of GPU kernels waiting for execution is advantageous because it means the next kernel will start immediately after the current one finishes.
There are diminishing returns for increasing numbers of CPU threads as they compete for resources on both the CPU and GPU. There would eventually be negative returns due to inefficiencies on the CPU (too many context switches) or GPU (not enough memory to queue executions). This latter concern is very unlikely though since, e.g., our device has more than 5GB of global memory. When N < 65535 and j ≤ n < 1024, i.e., the block and thread constraints, we can still queue quite a few kernels. In typical approximations N and n are an order of magnitude smaller and we find that (marginal) speedups are still observed when there are more than 4 CPU threads per CPU core (in the 1-GPU case).
Obviously, when there are multiple CPUs and/or multiple GPUs, CPU threading is essential lest the duplicated resources remain untapped. We assume here that all GPUs are identical 3 and, so long as the CPU threads spread the kernels roughly equally amongst GPUs, no further load balancing considerations are required (Hagan, 2011) . Given a fixed number of GPUs (including zero for a CPU-only version) we find a nearly linear speedup as CPU cores (with one thread each) are added. Multiple threads-per-CPU core can help, although only marginally as the number of cores increases, and only if there is at least one GPU. For example, we will show that 32 threads with 16 cores and one or two GPUs is marginally faster than using 16 threads-one per core. As GPUs are added the initial benefits are substantial, especially when there are few CPUs. In that case it again makes sense to have more threads than CPU cores.
Empirical results for the new GPU version
In this section we borrow the 2-d data and experimental apparatus of Gramacy and Apley (2014) . This allows us to concentrate on timing results only-the accuracy, etc., of the resulting predictions are identical to those reported in that paper. Our discussion is broken into two parts: first focusing on the ALC calculations in isolation; then as applied in sequence to build up local designs for many input locations, independently (and in parallel). The node we used contains two NVIDIA Tesla M2090 GPU devices with 5GB of global memory and the L1 cache option is set to prefer shared-memory (giving 48KB per block). It has dual-socket 8-core 2.6 GHz Intel Sandy Bridge Xeons with 32GB of main memory.
GPU calculations
Here we study the performance of GPU ALC calculations [Section 3.1] relative to the one-CPU-only alternative, beginning with Figure 4 which summarizes the result of an experiment set up in the following way. We focus on a single reference location, x, the value of which is not important as the timing results are the same for any x. We consider N = 60K, which is close to the maximum number of blocks, with one block per candidate. The only thing that varies is the local design size n, from n = 16 to n = 512 (in steps of size 4). All of the required correlation matrices, etc., are presumed to be calculated in advance (conditional on sub-designs D n (x), and candidatesX). The time needed to build these is not included in the comparison, as they are required as inputs by both CPU and GPU methods. The extra time needed to copy data from CPU to GPU is, however, included in the GPU timings.
The left panel of the figure shows log timings separately for the CPU and GPU; whereas the right panel shows the relative speedup offered by the GPU obtained by dividing the CPU time by the corresponding GPU one. We observe the following. The speedups range between 20x and 75x, with more modest speedups for small n owing to fewer economies of scale. Two explanations are: (a) initiating data transfers to the GPU are relatively expensive Figure 4 : Comparing CPU-only and GPU-only wall-clock timings for the ALC calculation at each of n cand = 60000 candidate locations for varying n, the size of the local design. It is assumed that the relevant covariance structure(s) are precomputed, so these are not incorporated into the timing results. The left plot shows absolute performance on a log scale; the right plot makes a relative comparison via ratios of times.
when only a small amount of data is sent/received; and (b) when n is small the number of GPU threads-per-block (also n) is low, which results in low GPU throughput. We note that it may be possible to increase performance in the second case, for low block index b, by implementing more complex thread allocation logic to increase the number of threads-perblock. However, we favor a direct mapping that leads to a clear implementation over a more complex but potentially more performant solution. Observe [ Figure 4 , right] that the time series of GPU compute times is periodic, which is a consequence of the GPU architecture. There are several factors contributing to this phenomena. Executions where n is a multiple of the warp size, i.e., n = 32k, tend to be faster, on average. Our reduction scheme (for dot products, etc.) is fastest when n is a power of 2. There is a sweet spot near n = 128, a power of 2 and multiple of 32, with diminishing returns thereafter due to the quadratically growing K −1 n that must be transferred to the GPU over the relatively slow PCIe bus.
Full GP approximations via CPU and GPU
Here we study how the entire local design scheme, deploying extensive ALC search as a subroutine, compares under GPU versus CPU when calculated for a dense set of predictive localtions x in a global prediction exercise. As in Section 4.1, we primarly vary the approximation fidelity via the local design size, n.
A quick profiling of a CPU-only version, varying n and x, reveals that ALC computations represent the majority of compute cycles, at 50-98%. That wide range arises due the relative amount of ALC work required compared to other calculations. For example, each iteration j requires CPU routines to update the GP correlation structure. At the end, when j = n, MLE calculations may also be invoked. Both can require a relatively substantial number of cycles depending on the value of j, n, and the quality of initial θ x values, with bad ones leading to more likelihood evaluations to find the MLE. As j, n, and N are increased, leading to a higher fidelity approximation, the computational demands increase for ALC relative to the other CPU routines, leading to more impressive speedups with a GPU implementation. To start things off, Figure 5 compares a CPU-only version to one leveraging one-and two-GPU ALC calculations. The metric shown on the y-axis is a ratio of the wall-clock execution times obtained while predicting at ∼ 10K locations, with n = 50 and using N = 1000 NN candidates. The numerators in that ratio are times calculated from the reference implementation, a single CPU core without GPU(s). The denominators come from each CPU-GPU competitor, with one or two GPUs respectively, so that we may interpret the ratio as a factor of improvement over a single-CPU-core-only implementation. (Otherwise the setup is identical to the previous subsection.) The x-axis varies the number of OpenMP CPU threads, where each thread works on a different local predictive location x, as described briefly in Section 2.2. Threaded computing does not benefit a single-CPU-core-only version. However, since GPUs can execute in parallel with other CPU calculations, the entire scheme benefits from having multiple CPU threads because they can asynchronously queue jobs on the GPU devices. The trend is that speeds increase, with diminishing returns, when the number of threads is increased. Notice how odd numbers of threads are sub-optimal, which is a peculiarity of the particular GPU-CPU architecture on our machine. Also, notice how the 2-GPU setup is marginally slower than the 1-GPU one, suggesting that the single CPU core is not able to make efficient use of the second GPU device.
The previous example illustrates how CPU-only and CPU/GPU schemes might compare on an older-model laptop or desktop connected to a modern GPU. These days even laptops are multi-cored (usually two cores), and most modern research workstations have at least four cores. It is not uncommon for them to have up to sixteen. Therefore we next factor SMP-style parallelization into the study. In some ways this leads to a fairer CPU vs. GPU comparison, since GPUs are technically multi-core devices (albeit with very simple cores). Figure 6 Figure 5 .
First consider the results obtained for a single CPU thread. The figure shows that the ALC GPU computation yields between a 6x and 20x speedup, with the better ratios obtained as the fidelity of the approximation increases. Note that the 1-GPU and 2-GPU results are the same in this case-a single CPU thread cannot make effective use of multiple GPUs.
When multiple OpenMP CPU threads are in use the compute times steadily decrease as more processors are added. For example, considering the CPU-only results, the ratio of the 1-CPU time to the 16-core CPU time is 14.5 for all three problem sizes, which suggests very good efficiency (the best we could hope for is 16x). In the case of the first column, the 16 CPU thread solution is faster than the 1-CPU-thread version interfacing with a GPU. (In fact it is better up to about 5 CPU threads for the GPU). Using 16 CPU threads performing CPU-only calculations is almost as good as allowing those same 16 threads to queue jobs on a single GPU, which is creating a bottleneck. The results for two GPUs are much better, and we would expect the relative timings to be even better with more GPUs.
We conclude that both SMP and GPU paradigms are helpful for calculating the local GP approximation. Their combined efforts, compared to using a single CPU alone, represent a 33x, 50x, and 100x, improvement in wall-clock time on the three problem sizes respectively. If only one option were made available, single CPU-only or single GPU+CPU, the latter is clearly preferable (giving 6-20x speedups). However, adding on multiple CPU threads can lead to a 2.6x speedup in the 1-GPU setting, and about 5x in the 2-GPU case, for all three problems. Finally, augmenting a 16 CPU-only setup with 2 GPUs gives a 2.2x, 3.3x, 6.7x speedups respectively.
We noticed in this latter case, with 16 CPUs and 2 GPUs, that only 5/16 of CPU capability was being utilized with so much of the computation being off-loaded to the GPUs. We found that when this happens it is possible to get a further 1/4 reduction in wall-clock times by creating new CPU threads (10 or so) to do CPU-only ALC calculations alongside the GPU ones. Some pilot tuning is needed to get the load balancing of CPU v. GPU calculations right. Figure 6 can serve as a guide, starting with an 80/20 GPU/CPU split for the lowest fidelity case, increasing 85/15 and 90/10 as the fidelity, and thus relative speedup obtained from the GPU, is increased.
Big computer emulation
Here we demonstrate a three-level cascade of parallelism towards approximate GP emulation on very big computer experiment data. The first two levels are OpenMP-based and CUDAbased, using CPUs and GPUs respectively, on a single compute node. The third level is a cluster, allowing simultaneous use of multiple nodes. For this we use the simple network of workstations model implemented in the snow package (Tierney et al., 2013) for R, which only requires a simple wrapper function to break up the predictive locations X into chunksallowing each to be processed on a separate node via clusterApply-and then to combine the outputs into a single object. 4 We remark that in the case of a single node with multiple cores, our use of snow accomplishes something very similar to an OpenMP SMP parallelization. However, given a choice the latter is faster than the former since establishing a cluster requires starting multiple copies of R, sending copies of the data to each, and then combining the results. Also, our focus here is primarily on timing results, reminding readers that fidelity/computational demands are tightly linked with emulation accuracy. In the case of our second example, Gramacy and Apley (2014) already illustrated how a relatively thrifty approximation can provide more accurate predictions compared to modern alternatives in a fraction of the time.
Langley Glide-Back Booster
Our first example is a real computer experiment for a re-usable rocket booster called the Langley Glide-Back Booster. The computer model, developed at NASA, involves computational fluid dynamics (CFD) codes that simulate the characteristics of the booster as it re-enters the atmosphere-modeling outputs such as lift as a function of inputs such as speed, angle of attack, and side-slip angle. For more details of the experiment, including how the emulator can benefit from a nonstationary/localized modeling capability due to abrupt dynamical transitions at speeds near the sound barrier, see Gramacy and Lee (2009) . The design 5 has N = 37908 3-dimensional input configurations, and six outputs but we only consider the first one, lift, here. The design is gridded to be dense in the first input, speed, and coarse in the last, side slip angle. We consider using the local GP approximation method to interpolate the lift response onto a regular grid that is two-times more dense in the first input, and three times more dense in the second two. That gives a predictive grid of size |X | = 644436.
Our setup here mimics the apparatus described in Section 4.2, using 4 identical compute nodes, each having 16 cores and 2 GPUs. We establish 16 OpenMP CPU threads queuing GPU ALC calculations on both GPUs, and 12 further OpenMP CPU threads performing CPU-only ALC calculations, initially allowing the GPUs to take 80% of the ALC work. The snow package distributes an equal workload to each of the four nodes. The ALC searches are over N = 1000 NN candidate locations, starting at n 0 = 6 and ending at n = 50, i.e., following the left-most panel in Figure 6 . The wall-clock time for the full emulation was 21 minutes. By way of comparison, a single CPU-only version (but fully utilizing its 16 cores) takes 235 minutes (4 hours) and fully using all CPU cores on all four nodes takes about 58 minutes (1 hour). Therefore the GPUs yield about a 4x speedup, which is a little better than the 2x speedup indicated in the bottom-left panel Figure 6 .
A higher fidelity search with N = 2000, mimicking the middle panel of Figure 6 except the CPU/GPU load was beneficially re-balanced so that GPUs do 90% of the work, took 33 minutes in the full (4x 2-GPU/16-CPU) setting. A single CPU-only version (16 cores) takes 458 minutes (∼8 hours) and using all four nodes takes 115 minutes (∼2 hours). So the GPUs yield a 4x speedup, which is in line with the bottom-middle panel of Figure 6 . Increasing the fidelity again to N = 10K, and re-balancing the load so that GPUs do 95% of the ALC work by allocating 12 extra CPU threads to do the rest, takes 112 minutes on all 4x 2-GPU/16-CPU nodes, representing a more than 5x speed-up compared to the 4x 16-CPU (i.e., no GPU) version. Alternatively, keeping N = 2000 but increasing the local design size to n = 128, mimicking the right column of Figure 6 except with GPUs again doing 95% of the ALC work, takes 190 minutes, representing an almost 6x speedup.
A one-hour supercomputing budget
We wrap up with a search for the largest emulation possible on the resources available to us. For data generation we chose the borehole function (Worley, 1987; Morris et al., 1993) which provides a familiar benchmark. It has an 8-dimensional input space, and our use of it here follows directly from Gramacy and Apley (2014) who copied the setup of Kaufman et al. (2012) ; more details can be found therein. Table 1 summarizes the timings and accuracies of designs from size N = 1000 to just over N = 1M, stepping by factors of two. To keep things simple, the predictive set size is taken to match the design size (|X | = N ), but note that they are different random (Latin hypercube) samples. We allowed the fidelity of the approximation to increase with N along a schedule that closely matches settings that have worked on similarly sized problems. Specifically, we started with (n = 40, N = 1000) for the smallest problem (N = 1000), and each time N doubled we increased n additively by two and N multiplicatively by 1.5. The left panel of the table shows results from a 96-node CPU cluster, where each node has 16 cores. The middle panel shows results from a 5-node GPU/CPU cluster, where each node has 2 GPUS and 16 cores. Unfortunately, the infrastructure we had access to did not allow CPU and GPU/CPU nodes to be mixed. The final panel shows the speedup-factor from the GPU nodes assuming we had 96 instead of five.
On the CPU nodes, over a million inputs and outputs can be processed in under an hour, ∼ 100K in about a minute, and ∼ 10K in about two seconds. The GPU/CPU cluster has a little less than half of the capacity, processing half-a-million points in just over an hour. Assuming we had more GPU/CPU nodes, the final column suggests that the GPUs make the whole execution 2.5-4.5x faster on these problems. Notice that these efficiencies decrease and then increase again as fidelity is increased. The initial high efficiencies are actually due to inefficiencies in the snow execution: 96 cores is overkill for problems sized in the few thousands, requiring too much of a communication overhead between master and slave nodes. Whereas the latter high efficiencies are due to improvements in GPU throughput for larger problems. Finally, notice that accuracy (out-of-sample MSE) is steadily improving as fidelity increases. By way of comparison, Gramacy and Apley (2014) showed that with N ∈ {4000, 8000} the approximations were at least as accurate as those in Kaufman et al. (2012) with less than 1% of the computing effort.
However, comparisons based on accuracy in this context are at best strained. In cases when each method can execute fast enough to perform a full analysis (e.g., limiting to Table 1 : Timings and out-of-sample accuracy measures for increasing problem sizes on the borehole data. The "mse" columns are mean-squared predictive error to the true outputs on the |X | = N locations from separate runs (hence the small discrepancies between the two columns). Both CPU and GPU nodes have 16 CPU cores. So the "96x CPU" shorthand in the table indicates 1536 CPU cores.
Discussion
The local GP approximation of Gramacy and Apley (2014) swaps a large problem for many small independent ones. We show in this paper how those many small problems can be solved on a cascade of modern processing units. We think this is particularly timely research. Many modern desktops have multiple cores and (sometimes) multiple GPUs, and many modern "supercomputers" are not much more than enormous clusters of high-end multi-core desktops and GPUs. 6 Our primary focus was on a GPU accelerated version of a key subroutine in the approximation, allowing a faster execution at lower cost. Although results have emerged casting doubt on some of the speed claims made in scientific computing contexts for GPUs (e.g., Lee et al., 2010) , it is still the case that, penny-for-flop, GPUs are cheap. Therefore, its proportion of available flops will continue to grow relative to CPUs for some time to come. We take a different tack to the use of GPUs for GP computer emulation compared to other recent works, which primary offload large matrix calculation to GPUs. As we show, the combined effects of approximation and massive parallelization can extend GP emulation to problems at least an order of magnitude larger than what is currently possible. We note that others have had similar success parallelizing non-GP models for computer emulation. For example, Pratola et al. (2013) parallelized the Bayesian additive regression trees (BART) method using the message passing interface (MPI) and report handling designs as large as N = 7M using hundreds of computing cores. Such efforts will likely remain in vogue so long as computing resources continue to grow "out" (with more nodes/cores, etc.) faster than they grow "up", which will be for quite some time to come. 
